<noscript id="nxrll"></noscript>

    1. <strike id="nxrll"></strike>
    2. <blockquote id="nxrll"></blockquote>
      在線客服

      TTL信號或 LVDS信號 32位; 200MHz高速數(shù)字I/O卡

      TTL信號或 LVDS信號 32位; 200MHz高速數(shù)字I/O卡,數(shù)字時(shí)鐘速率:50MHz/s,
      生產(chǎn)廠商: 迪陽公司代理 產(chǎn)品型號: PCIe-HPDI32ALT
      產(chǎn)品簡介: TTL信號或 LVDS信號 32位; 200MHz高速數(shù)字I/O卡,數(shù)字時(shí)鐘速率:50MHz/s,
      Features
      • 200 Mbytes per second (max) input transfer rate via the front panel connector (TTL I/O transceivers)
      • 200 Mbytes per second input transfer rate via the front panel connector (LVDS transceivers)
      • 264 Mbytes per second PCI transfer rate in burst mode.
      • A single board can interface to a wide variety of external high-speed devices.
      • "Deep FIFO buffers" (up to 512 Kbytes) allow data bursts to be transferred over the PCI bus independent of transfers over the cable.
      • 64-Bit data transfers on the PCI bus.
      • On-board cable controller, FIFOs, and DMA engine provide for continuous data transfer capability.
      • Data input/output clock rate up to 50 MHz
      • Data input/output width of 32 bits
      • 64-Bit, 66MHz PCI v2.2 compliant
      • "Program-and-forget" DMA engine handles D64 transfers, also DMA Chaining
      • Sample code, Vx Works©, Windows 98©, Windows 2000©, Windows XP©, Linux©, Lab VIEW©, and Windows NT© drivers are available
      • Interrupts available upon DMA-completion, FIFO status, cable status, frame-valid and line-valid.
      • External interrupt input line
      • 7 bi-directional signals can be user defined and programmed by the factory to accommodate almost any handshaking protocol (Contact factory).
      Back to top of page
      Description
      • The PCIe-HPDI32ALT board is a flexible bi-directional 32-bit digital I/O board that transmits and receives data from 20 Mbytes (TTL I/O) to 200 Mbytes (LVDS) per second. The board is useful as a general-purpose DMA interface to a variety of external peripherals.

        The DMA engine is capable of transferring data to/ from Host memory using D32 block transfers, while the FIFO memory (up to One Mbyte of total FIFO) provides continuous transmission of data without interrupting the DMA transfers or requiring intervention from the Host CPU. The board has 7 bi-directional programmable handshake lines and eight preconfigured software selectable interface protocols to allow easy interfacing to most digital I/O peripherals.
      北京迪陽世紀(jì)科技有限責(zé)任公司 版權(quán)所有 ? 2008 - 2018 著作權(quán)聲明
      010-62156134 62169728 13301007825 節(jié)假日:13901042484 微信號:sun62169728
      地址:北京市西城阜外百萬莊扣鐘北里7號公寓
      E_mail:[email protected] 傳真: 010-68328400
      京ICP備17023194號-1 公備110108007750
      <noscript id="nxrll"></noscript>

      1. <strike id="nxrll"></strike>
      2. <blockquote id="nxrll"></blockquote>
        国产精品久久久久白丝呻吟 | 人人色在线 | 五月天色婷婷丁香 | 黄片av | 调教网站 | 色婷婷久久综合久色 | 干鸡巴在线视频 | 免费观看日批 | 影音先锋精品人妻无码AV | 董小宛和天美传媒兄妹在干嘛 |